#### ECE 498AL

#### Programming Massively Parallel Processors

#### Lecture 11: Floating-Point Considerations

# Objective

- To understand the fundamentals of floating-point representation
- To know the IEEE-754 Floating Point Standard
- GeForce 8800 CUDA Floating-point speed, accuracy and precision
  - Deviations from IEEE-754
  - Accuracy of device runtime functions
  - fastmath compiler option
  - Future performance considerations
- To understand CUDA on Multi-cores

# GPU Floating Point Features

	G80	SSE	IBM Altivec	Cell SPE	
Precision	IEEE 754	IEEE <b>75</b> 4	IEEE <b>75</b> 4	IEEE 754	
Rounding modes for FADD and FMUL	Round to nearest and round to zero	All 4 IEEE, round to nearest, zero, inf, -inf	Round to nearest only	Round to zero/truncate only	
Denormal handling	Flush to zero	Supported, 1000's of cycles	Supported, 1000's of cycles	Flush to zero	
NaN support	Yes	Yes	Yes	No	
Overflow and Infinity support	Yes, only clamps to max norm	Yes	Yes	No, infinity	
Flags	No	Yes	Yes	Some	
Square root	Software only	Hardware	Software only	Software only	
Division	Software only	Hardware	Software only	Software only	
Reciprocal estimate accuracy	24 bit	12 bit	12 bit	12 bit	
Reciprocal sqrt estimate accuracy	23 bit	12 bit	12 bit	12 bit	
log2(x) and 2 <sup>x</sup> estimates accuracy © David Kirk/NVIDIA an University of Illinois, Urb	23 bit nd Wen-mei W. Hwu, 2007-2 pana-Champaign	No 2009	12 bit	No 3	

## What is IEEE floating-point format?

- A floating point binary number consists of three parts:
  - sign (S), exponent (E), and mantissa (M).
  - Each (S, E, M) pattern uniquely identifies a floating point number.
- For each bit pattern, its IEEE floating-point value is derived as:

- value =  $(-1)^{\text{S}} * \text{M} * \{2^{\text{E}}\}$ , where  $1.0 \le \text{M} < 10.0_{\text{B}}$ 

• The interpretation of S is simple: S=0 results in a positive number and S=1 a negative number.

## Normalized Representation

- Specifying that  $1.0_B \le M < 10.0_B$  makes the mantissa value for each floating point number unique.
  - For example, the only one mantissa value allowed for  $0.5_{D}$  is M =1.0
    - $0.5_{\rm D} = 1.0_{\rm B} * 2^{-1}$
  - Neither  $10.0_{B} * 2^{-2}$  nor  $0.1_{B} * 2^{0}$  qualifies
- Because all mantissa values are of the form 1.XX..., one can omit the "1." part in the representation.
  - The mantissa value of  $0.5_D$  in a 2-bit mantissa is 00, which is derived by omitting "1." from 1.00.

#### **Exponent Representation**

- In an n-bits exponent representation, 2<sup>n-1</sup>-1 is added to its 2's complement representation to form its excess representation.
  - See Table for a 3-bit exponent representation
- A simple unsigned integer comparator can be used to compare the magnitude of two FP numbers
- Symmetric range for +/exponents (111 reserved)

2's complement	Actual decimal	Excess-3
000	0	011
001	1	100
010	2	101
011	3	110
100	(reserved pattern)	111
101	-3	000
110	-2	001
111	-1	010

### A simple, hypothetical 5-bit FP format

• Assume 1-bit S, 2-bit E, and 2-bit M

$$- 0.5_{\rm D} = 1.00_{\rm B} * 2^{-1}$$

-  $0.5_{D} = 0 \ 00 \ 00$ , where S = 0, E = 00, and M = (1.)00

2's complement	Actual decimal	Excess-1
00	0	01
01	1	10
10	(reserved pattern)	11
11	-1	00

#### Representable Numbers

- The representable numbers of a given format is the set of all numbers that can be exactly represented in the format.
- See Table for representable numbers of an unsigned 3bit integer format

001	1
010	2
011	3
100	4
101	5
110	6
111	7

0

000

-1 **0 1 2 3 4 5 6 7** 8 9

		Hy	pot	Zero!	I	rmat	
		N	lo-zero	Aoru	pt undernow	Grad	ual underflow
Е	М	S=0	S=1	S=0	S=1	S=0	S=1
00	00	2-1	-(2-1)	0	0	0	0
	01	2-1+1*2-3	-(2 <sup>-1</sup> +1*2 <sup>-3</sup> )	0	0	1*2-2	-1*2-2
	10	2-1+2*2-3	-(2-1+2*2-3)	0	0	2*2-2	-2*2-2
	11	2-1+3*2-3	-(2-1+3*2-3)	0	0	3*2-2	-3*2-2
01	00	20	-(2 <sup>0</sup> )	20	-(2 <sup>0</sup> )	20	-(2 <sup>0</sup> )
	01	20+1*2-2	-(2 <sup>0</sup> +1*2 <sup>-2</sup> )	20+1*2-2	-(20+1*2-2)	20+1*2-2	-(20+1*2-2)
	10	20+2*2-2	-(2 <sup>0</sup> +2*2 <sup>-2</sup> )	2 <sup>0</sup> +2*2 <sup>-2</sup>	-(2 <sup>0</sup> +2*2 <sup>-2</sup> )	20+2*2-2	-(20+2*2-2)
	11	20+3*2-2	-(2 <sup>0</sup> +3*2 <sup>-2</sup> )	20+3*2-2	-(2 <sup>0</sup> +3*2 <sup>-2</sup> )	20+3*2-2	-(2 <sup>0</sup> +3*2 <sup>-2</sup> )
10	00	21	-(21)	21	-(21)	21	-(21)
	01	21+1*2-1	-(2 <sup>1</sup> +1*2 <sup>-1</sup> )	21+1*2-1	-(21+1*2-1)	21+1*2-1	-(21+1*2-1)
	10	21+2*2-1	-(2 <sup>1</sup> +2*2 <sup>-1</sup> )	21+2*2-1	-(21+2*2-1)	21+2*2-1	-(21+2*2-1)
	11	21+3*2-1	-(2 <sup>1</sup> +3*2 <sup>-1</sup> )	21+3*2-1	$-(2^{1}+3*2^{-1})$	21+3*2-1	-(2 <sup>1</sup> +3*2 <sup>-1</sup> )

#### Flush to Zero

- Treat all bit patterns with E=0 as 0.0
  - This takes away several representable numbers near zero and lump them all into 0.0
  - For a representation with large M, a large number of representable numbers numbers will be removed.



### Flush to Zero

			No-zero	Flush to Zero		Der	normalized
Е	М	S=0	S=1	S=0	S=1	S=0	S=1
00	00	2-1	-(2-1)	0	0	0	0
	01	2-1+1*2-3	-(2-1+1*2-3)	0	0	1*2-2	-1*2-2
	10	2-1+2*2-3	-(2-1+2*2-3)	0	0	2*2-2	-2*2-2
	11	2-1+3*2-3	-(2-1+3*2-3)	0	0	3*2-2	-3*2-2
01	00	20	-(2 <sup>0</sup> )	20	-(2 <sup>0</sup> )	20	-(2 <sup>0</sup> )
	01	20+1*2-2	-(2 <sup>0</sup> +1*2 <sup>-2</sup> )	20+1*2-2	-(2 <sup>0</sup> +1*2 <sup>-2</sup> )	20+1*2-2	-(2 <sup>0</sup> +1*2 <sup>-2</sup> )
	10	20+2*2-2	-(2 <sup>0</sup> +2*2 <sup>-2</sup> )	20+2*2-2	-(2 <sup>0</sup> +2*2 <sup>-2</sup> )	20+2*2-2	-(2 <sup>0</sup> +2*2 <sup>-2</sup> )
	11	20+3*2-2	-(20+3*2-2)	20+3*2-2	-(2 <sup>0</sup> +3*2 <sup>-2</sup> )	20+3*2-2	-(2 <sup>0</sup> +3*2 <sup>-2</sup> )
10	00	21	-(21)	21	-(2 <sup>1</sup> )	21	-(21)
	01	21+1*2-1	-(21+1*2-1)	21+1*2-1	-(2 <sup>1</sup> +1*2 <sup>-1</sup> )	21+1*2-1	-(21+1*2-1)
	10	21+2*2-1	-(21+2*2-1)	21+2*2-1	-(2 <sup>1</sup> +2*2 <sup>-1</sup> )	21+2*2-1	-(2 <sup>1</sup> +2*2 <sup>-1</sup> )
	11	21+3*2-1	-(21+3*2-1)	21+3*2-1	-(2 <sup>1</sup> +3*2 <sup>-1</sup> )	21+3*2-1	-(2 <sup>1</sup> +3*2 <sup>-1</sup> )
David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 Reserved pattern 11							

0

### Denormalized Numbers

- The actual method adopted by the IEEE standard is called denromalized numbers or gradual underflow.
  - The method relaxes the normalization requirement for numbers very close to 0.
  - whenever E=0, the mantissa is no longer assumed to be of the form 1.XX. Rather, it is assumed to be 0.XX. In general, if the n-bit exponent is 0, the value is

• 0.M \* 2 - 2 ^(n-1) + 2



### Denormalization

			No-zero	Fh	Flush to Zero		rmalized
E	М	S=0	S=1	S=0	S=1	S=0	S=1
00	00	2-1	-(2-1)	0	0	0	0
	01	2-1+1*2-3	-(2 <sup>-1</sup> +1*2 <sup>-3</sup> )	0	0	1*2-2	-1*2-2
	10	2-1+2*2-3	-(2-1+2*2-3)	0	0	2*2-2	-2*2-2
	11	2-1+3*2-3	-(2-1+3*2-3)	0	0	3*2-2	-3*2-2
01	00	20	-(2 <sup>0</sup> )	20	-(2 <sup>0</sup> )	20	-(2 <sup>0</sup> )
	01	20+1*2-2	-(2 <sup>0</sup> +1*2 <sup>-2</sup> )	20+1*2-2	-(2 <sup>0</sup> +1*2 <sup>-2</sup> )	20+1*2-2	-(2 <sup>0</sup> +1*2 <sup>-2</sup> )
	10	2 <sup>0</sup> +2*2 <sup>-2</sup>	-(2 <sup>0</sup> +2*2 <sup>-2</sup> )	20+2*2-2	-(2°+2*2-2)	20+2*2-2	-(2°+2*2-2)
	11	20+3*2-2	-(2 <sup>0</sup> +3*2 <sup>-2</sup> )	20+3*2-2	-(2 <sup>0</sup> +3*2 <sup>-2</sup> )	20+3*2-2	-(20+3*2-2)
10	00	21	-(2 <sup>1</sup> )	21	-(21)	21	-(21)
	01	2 <sup>1</sup> +1*2 <sup>-1</sup>	-(2 <sup>1</sup> +1*2 <sup>-1</sup> )	21+1*2-1	-(21+1*2-1)	21+1*2-1	-(21+1*2-1)
	10	21+2*2-1	-(2 <sup>1</sup> +2*2 <sup>-1</sup> )	21+2*2-1	-(2 <sup>1</sup> +2*2 <sup>-1</sup> )	21+2*2-1	-(21+2*2-1)
	11	21+3*2-1	-(21+3*2-1)	21+3*2-1	-(21+3*2-1)	21+3*2-1	-(21+3*2-1)
Davjd Kir <del>versity o</del>	k/NVIDIA Fillinois, U	and Wen-mei V Jrbana-Champai	W. Hwu, 2007-2009	Reserved p	battern	1	13

0

### Arithmetic Instruction Throughput

- int and float add, shift, min, max and float mul, mad: 4 cycles per warp
  - int multiply (\*) is by default 32-bit
    - requires multiple cycles / warp
  - Use \_\_mul24() / \_\_umul24() intrinsics for 4-cycle 24-bit int multiply
- Integer divide and modulo are expensive
  - Compiler will convert literal power-of-2 divides to shifts
  - Be explicit in cases where compiler can't tell that divisor is a power of 2!
  - Useful trick: foo % n == foo & (n-1) if n is a power of 2

### Arithmetic Instruction Throughput

- Reciprocal, reciprocal square root, sin/cos, log, exp: 16 cycles per warp
  - These are the versions prefixed with "\_\_\_"
  - Examples:\_\_rcp(), \_\_sin(), \_\_exp()
- Other functions are combinations of the above
  y / x == rcp(x) \* y == 20 cycles per warp

- sqrt(x) = rcp(rsqrt(x)) = 32 cycles per warp

## Runtime Math Library

- There are two types of runtime math operations
  - \_\_\_\_func(): direct mapping to hardware ISA
    - Fast but low accuracy (see prog. guide for details)
    - Examples: \_\_\_\_\_sin(x), \_\_\_exp(x), \_\_pow(x,y)
  - func() : compile to multiple instructions
    - Slower but higher accuracy (5 ulp, units in the least place, or less)
    - Examples: sin(x), exp(x), pow(x,y)
- The -use\_fast\_math compiler option forces every func() to compile to \_\_func()

# Make your program float-safe!

- Future hardware will have double precision support
  - G80 is single-precision only
  - Double precision will have additional performance cost
  - Careless use of double or undeclared types may run more slowly on G80+
- Important to be float-safe (be explicit whenever you want single precision) to avoid using double precision where it is not needed
  - Add 'f' specifier on float literals:
    - foo = bar \* 0.123; // double assumed
    - foo = bar \* 0.123f; // float explicit
  - Use float version of standard library functions
    - foo = sin(bar); // double assumed
    - foo = sinf(bar); // single precision explicit

## **Deviations from IEEE-754**

- Addition and Multiplication are IEEE 754 compliant
  - Maximum 0.5 ulp (units in the least place) error
- However, often combined into multiply-add (FMAD)
  - Intermediate result is truncated
- Division is non-compliant (2 ulp)
- Not all rounding modes are supported
- Denormalized numbers are not supported
- No mechanism to detect floating-point exceptions

# GPU Floating Point Features

	G80	SSE	IBM Altivec	Cell SPE
Precision	IEEE 754	IEEE 754	IEEE <b>75</b> 4	IEEE 754
Rounding modes for FADD and FMUL	Round to nearest and round to zero	All 4 IEEE, round to nearest, zero, inf, -inf	Round to nearest only	Round to zero/truncate only
Denormal handling	Flush to zero	Supported, 1000's of cycles	Supported, 1000's of cycles	Flush to zero
NaN support	Yes	Yes	Yes	No
Overflow and Infinity support	Yes, only clamps to max norm	Yes	Yes	
Flags	No	Yes	Yes	Some
Square root	Software only	Hardware	Software only	Software only
Division	Software only	Hardware	Software only	Software only
Reciprocal estimate accuracy	24 bit	12 bit	12 bit	12 bit
Reciprocal sqrt estimate accuracy	23 bit	12 bit	12 bit	12 bit
log2(x) and 2 <sup>x</sup> estimates accuracy © David Kirk/NVIDIA an University of Illinois, Urb	23 bit nd Wen-mei W. Hwu, 2007-2 pana-Champaign	No 2009	12 bit	No 19