## ECE 498AL Programming Massively Parallel Processors

### Lecture 5: CUDA Memories

#### G80 Implementation of CUDA Memories

#### • Each thread can:

- Read/write per-thread registers
- Read/write per-thread local memory
- Read/write per-block
   shared memory
- Read/write per-grid
   global memory
- Read/only per-grid
   constant memory



## **CUDA Variable Type Qualifiers**

Variable	Memory	Scope	Lifetime	
devicelocal_	int LocalVar;	local	thread	thread
deviceshared	int SharedVar;	shared	block	block
device	int GlobalVar;	global	grid	application
deviceconsta	ant int ConstantVar;	constant	grid	application

- <u>device</u> is optional when used with
   <u>local</u>, <u>shared</u>, or <u>constant</u>
- Automatic variables without any qualifier reside in a register

Except arrays that reside in local memory



## Variable Type Restrictions

- Pointers can only point to memory allocated or declared in global memory:
  - Allocated in the host and passed to the kernel:
    - \_\_global\_\_\_ void KernelFunc(float\* ptr)
  - Obtained as the address of a global variable:

```
float* ptr = &GlobalVar;
```

## A Common Programming Strategy

- Global memory resides in device memory (DRAM)
   much slower access than shared memory
- So, a profitable way of performing computation on the device is to tile data to take advantage of fast shared memory:
  - Partition data into subsets that fit into shared memory
  - Handle each data subset with one thread block by:
    - Loading the subset from global memory to shared memory, using multiple threads to exploit memory-level parallelism
    - Performing the computation on the subset from shared memory; each thread can efficiently multi-pass over any data element
    - Copying results from shared memory to global memory

# A Common Programming Strategy (Cont.)

- Constant memory also resides in device memory (DRAM) - much slower access than shared memory
  - But... cached!
  - Highly efficient access for read-only data
- Carefully divide data according to access patterns
  - R/Only  $\rightarrow$  constant memory (very fast if in cache)
  - R/W shared within Block  $\rightarrow$  shared memory (very fast)
  - R/W within each thread  $\rightarrow$  registers (very fast)
  - R/W inputs/results  $\rightarrow$  global memory (very slow)

For texture memory usage, see NVIDIA document.

## **GPU Atomic Integer Operations**

- Atomic operations on integers in global memory:
  - Associative operations on signed/unsigned ints
  - add, sub, min, max, ...
  - and, or, xor
  - Increment, decrement
  - Exchange, compare and swap
- Requires hardware with compute capability 1.1 and above.

### Matrix Multiplication using Shared Memory

## Review: Matrix Multiplication Kernel using Multiple Blocks

```
__global__ void MatrixMulKernel(float* Md, float* Nd, float* Pd, int Width)
{
    // Calculate the row index of the Pd element and M
    int Row = blockIdx.y*TILE_WIDTH + threadIdx.y;
    // Calculate the column idenx of Pd and N
    int Col = blockIdx.x*TILE_WIDTH + threadIdx.x;
```

```
float Pvalue = 0;
// each thread computes one element of the block sub-matrix
for (int k = 0; k < Width; ++k)
    Pvalue += Md[Row*Width+k] * Nd[k*Width+Col];
```

```
Pd[Row*Width+Col] = Pvalue;
```

#### How about performance on G80?

 All threads access global memory Grid for their input matrix elements Two memory accesses (8 bytes) **Block (0, 0) Block (1, 0)** per floating point multiply-add 4B/s of memory **Shared Memory Shared Memory** bandwidth/FLOPS Registers Registers Registers Register 4\*346.5 = 1386 GB/s required to achieve peak FLOP rating 86.4 GB/s limits the code at hread (0, 0) Thread (1, 0) Thread (0, 0) Thread (1, 0) 21.6 GFI OPS • The actual code runs at about 15 Host **Global Memory** GFI OPS Need to drastically cut down **Constant Memory** memory accesses to get closer to the peak 346.5 GFLOPS

## Idea: Use Shared Memory to reuse global memory data

- Each input element is read by Width threads.
- Load each element into Shared Memory and have several threads use the local version to reduce the memory bandwidth
  - Tiled algorithms



## **Tiled Multiply**

 Break up the execution of the kernel into phases so that the data accesses in each phase is focused on one subset (tile) of Md and Nd

tv

TILE WIDTH

bv





E exac	very Md tly twice	and Nd in gene	Elemen rating a	t is used 2X2 tile	l of P
	$P_{0,0}$ thread <sub>0,0</sub> $M_{0,0} * N_{0,0}$	$P_{1,0}$ thread <sub>1,0</sub> $M_{0,0} * N_1$	$     P_{0,1} \\     thread_{0,1} \\     M_{0,1} * N_{0,0} $	$P_{1,1}$ thread <sub>1,1</sub> $M_{0,1} * N_1$	
Access order	$M_{10} * N_{0,1}$	$M_{10} * N_{1,1}$	M <sub>1,1</sub> * N <sub>0,1</sub>	M <sub>1,1</sub> * N <sub>1,1</sub>	
	M <sub>2,0</sub> * N <sub>0,2</sub>	M <sub>2,0</sub> * N <sub>1,2</sub>	M <sub>2,1</sub> * N <sub>0,2</sub>	M <sub>2,1</sub> * N <sub>1,2</sub>	
	M <sub>3,0</sub> * N <sub>0,3</sub>	M <sub>3,0</sub> * N <sub>1,3</sub>	M <sub>3,1</sub> * N <sub>0,3</sub>	M <sub>3,1</sub> * N <sub>1,3</sub>	

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE498AL, University of Illinois, Urbana Champaign 15

#### Breaking Md and Nd into Tiles



Each phase of a Thread Block uses one
tile from Md and one from Nd

	Phase 1			Phase 2		
Т <sub>0,0</sub>	Md <sub>0,0</sub>	Nd <sub>0,0</sub>	PValue <sub>0,0</sub> +=	Md <sub>2,0</sub>	Nd <sub>0,2</sub>	PValue <sub>0,0</sub> +=
	↓	↓	Mds <sub>0,0</sub> *Nds <sub>0,0</sub> +	↓	↓	Mds <sub>0,0</sub> *Nds <sub>0,0</sub> +
	Mds <sub>0,0</sub>	Nds <sub>0,0</sub>	Mds <sub>1,0</sub> *Nds <sub>0,1</sub>	Mds <sub>0,0</sub>	Nds <sub>0,0</sub>	Mds <sub>1,0</sub> *Nds <sub>0,1</sub>
T <sub>1,0</sub>	Md <sub>1,0</sub>	Nd <sub>1,0</sub>	PValue <sub>1,0</sub> +=	Md <sub>3,0</sub>	Nd <sub>1,2</sub>	PValue <sub>1,0</sub> +=
	↓	↓	Mds <sub>0,0</sub> *Nds <sub>1,0</sub> +	↓	↓	Mds <sub>0,0</sub> *Nds <sub>1,0</sub> +
	Mds <sub>1,0</sub>	Nds <sub>1,0</sub>	Mds <sub>1,0</sub> *Nds <sub>1,1</sub>	Mds <sub>1,0</sub>	Nds <sub>1,0</sub>	Mds <sub>1,0</sub> *Nds <sub>1,1</sub>
T <sub>0,1</sub>	Md <sub>0,1</sub>	Nd <sub>0,1</sub>	PdValue <sub>0,1</sub> +=	Md <sub>2,1</sub>	Nd <sub>0,3</sub>	PdValue <sub>0,1</sub> +=
	↓	↓	Mds <sub>0,1</sub> *Nds <sub>0,0</sub> +	↓	↓	Mds <sub>0,1</sub> *Nds <sub>0,0</sub> +
	Mds <sub>0,1</sub>	Nds <sub>0,1</sub>	Mds <sub>1,1</sub> *Nds <sub>0,1</sub>	Mds <sub>0</sub> , <sub>1</sub>	Nds <sub>0,1</sub>	Mds <sub>1,1</sub> *Nds <sub>0,1</sub>
T <sub>1,1</sub>	Md <sub>1,1</sub>	Nd <sub>1,1</sub>	PdValue <sub>1,1</sub> +=	Md <sub>3,1</sub>	Nd <sub>1,3</sub>	PdValue <sub>1,1</sub> +=
	↓	↓	Mds <sub>0,1</sub> *Nds <sub>1,0</sub> +	↓	↓	Mds <sub>0,1</sub> *Nds <sub>1,0</sub> +
	Mds <sub>1,1</sub>	Nds <sub>1,1</sub>	Mds <sub>1,1</sub> *Nds <sub>1,1</sub>	Mds <sub>1,1</sub>	Nds <sub>1,1</sub>	Mds <sub>1,1</sub> *Nds <sub>1,1</sub>

#### First-order Size Considerations in G80

- Each thread block should have many threads
   TILE\_WIDTH of 16 gives 16\*16 = 256 threads
- There should be many thread blocks
   A 1024\*1024 Pd gives 64\*64 = 4096 Thread Blocks
- Each thread block perform 2\*256 = 512 float loads from global memory for 256 \* (2\*16) = 8,192 mul/add operations.

- Memory bandwidth no longer a limiting factor

## CUDA Code – Kernel Execution Configuration

// Setup the execution configuration

dim3 dimBlock(TILE\_WIDTH, TILE\_WIDTH);

dim3 dimGrid(Width / TILE\_WIDTH,

Width / TILE\_WIDTH);

## **Tiled Matrix Multiplication Kernel**

\_global\_\_\_ void MatrixMulKernel(float\* Md, float\* Nd, float\* Pd, int Width)

```
shared float Mds[TILE_WIDTH][TILE_WIDTH];
1
2.
      shared float Nds[TILE WIDTH][TILE WIDTH];
3.
    int bx = blockIdx.x; int by = blockIdx.y;
    int tx = threadIdx.x; int ty = threadIdx.y;
4.
   Identify the row and column of the Pd element to work on
//
5.
    int Row = by * TILE_WIDTH + ty;
    int Col = bx * TILE_WIDTH + tx;
6.
     float Pvalue = 0;
7.
// Loop over the Md and Nd tiles required to compute the Pd element
     for (int m = 0; m < Width/TILE_WIDTH; ++m) {</pre>
8.
   Coolaborative loading of Md and Nd tiles into shared memory
11
9.
       Mds[ty][tx] = Md[Row*Width + (m*TILE WIDTH + tx)];
10.
       Nds[ty][tx] = Nd[Col + (m*TILE_WIDTH + ty)*Width];
11.
      syncthreads();
      for (int k = 0; k < TILE_WIDTH; ++k)
11.
12.
      Pvalue += Mds[ty][k] * Nds[k][tx];
13.
      Synchthreads();
14.
13.
      Pd[Row*Width+Col] = Pvalue;
© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009
ECE498AL, University of Illinois, Urbana Champaign
```

20

## **Tiled Multiply**

by

m

- Each block computes one square sub-matrix Pd<sub>sub</sub> of size TILE\_WIDTH
- Each thread computes one element of Pd<sub>sub</sub>

0

bv

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-200 ECE498AL, University of Illinois, Urbana Champaign

tv

TILE WIDTH



#### G80 Shared Memory and Threading

- Each SM in G80 has 16KB shared memory
  - SM size is implementation dependent!
  - For TILE\_WIDTH = 16, each thread block uses 2\*256\*4B = 2KB of shared memory.
  - Can potentially have up to 8 Thread Blocks actively executing
    - This allows up to 8\*512 = 4,096 pending loads. (2 per thread, 256 threads per block)
  - The next TILE\_WIDTH 32 would lead to 2\*32\*32\*4B= 8KB shared memory usage per thread block, allowing only up to two thread blocks active at the same time
- Using 16x16 tiling, we reduce the accesses to the global memory by a factor of 16
  - The 86.4B/s bandwidth can now support (86.4/4)\*16 = 347.6
     GFLOPS!



# Summary- Typical Structure of a CUDA Program

Global variables declaration

\_\_host\_\_

\_\_device\_... \_\_global\_\_, \_\_constant\_\_, \_\_texture\_\_

Function prototypes

\_\_global\_\_ void kernelOne(...)

```
float handyFunction(...)
```

• Main ()

allocate memory space on the device cudaMalloc(&d\_GlbIVarPtr, bytes ) transfer data from host to device cudaMemCpy(d\_GlbIVarPtr, h\_Gl...)

execution configuration setup

kernel call kernelOne<<<execution configuration>>>( args... ); transfer results from device to host cudaMemCpy(h\_GlbIVarPtr,...) optional: compare against golden (host computed) solution

Kernel void kernelOne(type args,...)

variables declaration - \_\_local\_\_, \_\_shared\_\_

 automatic variables transparently assigned to registers or local memory syncthreads()...

• Other functions

float handyFunction(int inVar...);

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2009 ECE498AL, University of Illinois, Urbana Champaign repeat

as needed