




- 1. Introduction**
- 2. MOS Capacitor Electrostatics**
 - A. Delta-Depletion Approximation**
 - B. Exact Analytical Model**
 - C. SCHRED: Self-Consistent Schrödinger-Poisson Solver**
- 3. Ideal MOS Capacitor Capacitance**
- 4. Deviations from the Ideal Model**

Dragica Vasileska, ASU




- The Si MOSFET is the most important solid-state device for modern electronics. To understand its operation, we first need to understand the MOS capacitors:






$$\Phi_M = \Phi_{sc}$$

n-type semiconductor



$$\Phi_M = \chi_{sc} + \frac{E_g}{2} - |q\Phi_F|$$


p-type semiconductor



$$\Phi_M = \chi_{sc} + \frac{E_g}{2} + q\Phi_F$$




- Ideal MOS capacitor under accumulation bias conditions:







- Ideal MOS capacitor under depletion bias conditions:





- Ideal MOS capacitor under inversion bias conditions:





(a) Bulk potential:



$$q\phi_F = E_i(\text{bulk}) - E_{FS}$$

$$p\text{-type SC: } \phi_F = \frac{k_B T}{q} \ln\left(\frac{N_A}{n_i}\right) > 0$$

$$n\text{-type SC: } \phi_F = -\frac{k_B T}{q} \ln\left(\frac{N_D}{n_i}\right) < 0$$

(b) Potential:



$$q\phi(x) = E_i(\text{bulk}) - E_i(x)$$

(c) Surface potential:



$$q\phi_s = E_i(\text{bulk}) - E_i(0)$$



- Regions of operation for MOS capacitor with p -type SC:

(a) accumulation: $\varphi_s < 0$

(b) depletion: $0 < \varphi_s < 2\varphi_F$

(c) inversion: $\varphi_s \geq 2\varphi_F$

- The condition $\varphi_s = 2\varphi_F$ is called **onset of inversion**:

$$\left. \begin{aligned} n_s &= n_i \exp\left[\frac{E_{FS} - E_i(0)}{k_B T}\right] = n_i \exp\left(\frac{q\varphi_F}{k_B T}\right) \\ p_s &= n_i \exp\left[\frac{E_i(0) - E_{FS}}{k_B T}\right] = n_i \exp\left(-\frac{q\varphi_F}{k_B T}\right) \end{aligned} \right\} \rightarrow \begin{cases} n_s = p(\text{bulk}) \\ n_s p_s = n_i^2 \end{cases}$$



Tangential components

$$\frac{k_1 \epsilon_0}{k_2 \epsilon_0} \frac{F_{t1}}{F_{t2}}$$

$$F_{t1} = F_{t2}$$


Normal components

$$\frac{k_1 \epsilon_0}{k_2 \epsilon_0} \frac{F_{n1}}{F_{n2}}$$

$$D_{n1} = D_{n2}$$

$$k_1 \epsilon_0 F_{n1} = k_2 \epsilon_0 F_{n2}$$

- Electric field profile for a MOS capacitor with p -type SC under depletion condition:





2. MOS Capacitor Electrostatics

- The potential distribution (profile) in the semiconductor side of a MOS capacitor is described with the 1D Poisson equation:

$$\frac{d^2\phi}{dx^2} = -\frac{\rho(x)}{k_s\epsilon_0}$$


where the space charge density is given by:

$$\rho(x) = q(p - n + N_D^+ - N_A^-)$$

- The 1D Poisson equation can be solved using one of the following approaches:
 - (1) Delta-depletion approximation
 - (2) Exact analytical model
 - (3) Using numerical solution techniques




Accumulation:



- Accumulation charge is replaced with a delta-charge positioned right at the semiconductor interface.
- The electric field and the electrostatic potential are:



$$F(x) = \varphi(x) = 0 \quad \text{for } x > 0$$

Inversion:



- The charge associated with the minority carriers resides in an extremely narrow region at the SC/oxide interface.
- To first order we can assume that:

$$\varphi_s = 2\varphi_F \quad \text{for } V_G > V_{th}$$



- The charge density is given by:



$$\rho(x) = -qN_A$$

- The boundary conditions for the 1D



Poisson equation are:

$$\varphi(W) = F(W) = 0, \quad \varphi(0) = \varphi_s$$

- Final expressions for the electric field, electrostatic potential and the width of the depletion region:



$$F(x) = \frac{qN_A}{k_s \epsilon_0} (W - x)$$

$$\varphi(x) = \frac{qN_A}{2k_s \epsilon_0} (W - x)^2$$

$$W = \sqrt{\frac{2k_s \epsilon_0 \varphi_s}{qN_A}}$$



- The surface potential is an internal parameter. We therefore need to relate φ_s to the gate voltage V_G using:

$$V_G = V_{ox} + \varphi_s = F_{ox} d_{ox} + \varphi_s$$

where:

$$F_{ox} = \frac{k_s}{k_{ox}} F_s = \frac{k_s}{k_{ox}} \frac{qN_A W}{k_s \epsilon_0} = \frac{qN_A W}{k_{ox} \epsilon_0}$$


- Final expression for the V_G - φ_s relationship:

$$V_G = \varphi_s + \frac{1}{C_{ox}} \sqrt{2qN_A k_s \epsilon_0 \varphi_s}, \quad \text{where} \quad C_{ox} = \frac{k_{ox} \epsilon_0}{d_{ox}}$$

- Threshold voltage definition:

$$V_{th} = V_G \quad \text{for which} \quad \varphi_s = 2\varphi_F$$

- Graphical representation of the V_G - ϕ_s relationship:



- Surface potential varies rapidly with V_G when the device is **depletion biased**. Gate voltage is divided proportionally between the semiconductor and the oxide.
- When the semiconductor is **accumulated** or **inverted**, it takes large V_G to produce small change in ϕ_s . Changes in the applied bias are almost all dropped across the oxide.



- To solve for the electrostatic potential and the electric field profile under arbitrary bias conditions, one needs to go beyond the delta-depletion approximation and use the exact expression for the charge density $\rho(x)$ in the 1D Poisson equation:

$$\begin{aligned}\rho(x) &= q(p - n + N_D - N_A) \\ &= q\left(p_{po}e^{-\phi/V_T} - n_{po}e^{\phi/V_T} + N_D - N_A\right)\end{aligned}$$

- Analytical tricks that we need to use to get to the answer:

$$(1) \quad \frac{d^2\phi}{dx^2} = \frac{d}{dx}\left(\frac{d\phi}{dx}\right) = \frac{d}{d\phi}\left(\frac{d\phi}{dx}\right)\frac{d\phi}{dx} = \frac{u du}{d\phi}, \quad u = \frac{d\phi}{dx} = -F(x)$$

$$(2) \quad \rho(x) = 0 \text{ in the semiconductor bulk, where } \phi=0.$$




- Integrating the 1D Poisson equation from the bulk up to some point at a distance x from the SC/oxide interface (at which point the potential is φ) we get:

$$F^2(\varphi) = \frac{2qp_{po}V_T}{k_s\epsilon_0} \underbrace{\left[\left(e^{-\varphi/V_T} + \frac{\varphi}{V_T} - 1 \right) + \frac{n_{po}}{p_{po}} \left(e^{\varphi/V_T} - \frac{\varphi}{V_T} - 1 \right) \right]}_{f^2(\varphi)}$$

- Now, introducing the *extrinsic Debye length* L_D , we can write:

$$L_D = \sqrt{\frac{k_s\epsilon_0 V_T}{qp_{po}}} \rightarrow F(\varphi) = \pm \frac{\sqrt{2V_T}}{L_D} f(\varphi)$$



(+) sign is for positive φ

(-) sign is for negative φ



- At the SC/oxide interface we have $\varphi = \varphi_s$, which leads to the following results for:

(a) electric field: $F_s = F(\varphi_s) = \pm \sqrt{2} V_T f(\varphi_s) / L_D$

(b) total sheet-charge density:

$$Q_s = -k_s \epsilon_0 F_s$$
$$= \mp \frac{\sqrt{2} k_s \epsilon_0 V_T}{L_D} \left[\left(e^{-\varphi_s / V_T} + \frac{\varphi_s}{V_T} - 1 \right) + \frac{n_{po}}{p_{po}} \left(e^{\varphi_s / V_T} - \frac{\varphi_s}{V_T} - 1 \right) \right]$$

➡ flat-band condition: $\varphi_s = 0 \rightarrow Q_s = 0$

➡ depletion regime: $0 < \varphi_s < 2\varphi_F \rightarrow Q_s < 0$

➡ inversion regime: $\varphi_s > 2\varphi_F \rightarrow Q_s \propto -\exp(\varphi_s / 2V_T)$

➡ accumulation regime: $\varphi_s < 0 \rightarrow Q_s \propto \exp(-\varphi_s / 2V_T)$




- The corresponding gate voltage equals to:


$$V_G = \varphi_s + V_{ox} = \varphi_s + \frac{k_s}{k_{ox}} F_s d_{ox}$$

- Simulation results for $N_A = 10^{16} \text{ cm}^{-3}$ and $d_{ox} = 4 \text{ nm}$:

Surface potential



Sheet-charge density





- SCHRED location:



<http://www.nanohub.org>

- Existing SCHRED Features:



→ Classical and quantum-mechanical charge description


Fermi-Dirac and Maxwell-Boltzmann Statistics (for classical)
Fermi-Dirac for quantum-mechanical calculation




→ Multiple-valley conduction and valence bands

→ Metal and poly-silicon gates: SG and DG structures

→ Partial ionization of the impurity atoms

→ Exchange and correlation corrections to the ground state energy of the system







3. Ideal MOS Capacitor Capacitance



- The capacitance per unit area of an MOS capacitor is calculated using:

$$C_{tot} = \frac{dQ_G}{dV_G} = - \frac{dQ_s}{d(V_{ox} + \phi_s)} = \frac{1}{-\frac{dV_{ox}}{dQ_s} - \frac{d\phi_s}{dQ_s}}$$

$$= \frac{1}{1/C_{ox} + 1/C_s} = \frac{C_{ox}}{1 + C_{ox}/C_s}$$

where:

- C_{ox} is the oxide capacitance
- C_s is the SC capacitance





- In general, the charge in the semiconductor is represented as a sum of the inversion layer charge density Q_N , depletion layer charge density Q_B and the accumulation layer charge density Q_P , which gives:


$$C_s = -\frac{dQ_s}{d\phi_s} = -\frac{dQ_N}{d\phi_s} - \frac{dQ_B}{d\phi_s} - \frac{dQ_P}{d\phi_s} = C_{inv} + C_{depl} + C_{acc}$$

- The total gate capacitance is, thus, given by:

$$C_{tot} = \frac{C_{ox}}{1 + C_{ox}/C_s} = \frac{C_{ox}}{1 + \frac{C_{ox}}{C_{inv} + C_{depl} + C_{acc}}}$$

$$C_{ox} = \frac{k_{ox}\epsilon_0}{d_{ox}}$$

Semiconductor
capacitance C_s





- Using the analytical model expression for the semiconductor charge per unit area Q_s , we get:

$$C_s = -\frac{dQ_s}{d\phi_s} = C_{so} \frac{\left| 1 - e^{-\phi_s/V_T} + \frac{n_{po}}{p_{po}} \left(e^{\phi_s/V_T} - 1 \right) \right|}{\sqrt{2} f(\phi_s)}$$

$$f(\phi_s) = \left[e^{-\phi_s/V_T} + \frac{\phi_s}{V_T} - 1 + \frac{n_{po}}{p_{po}} \left(e^{\phi_s/V_T} - \frac{\phi_s}{V_T} - 1 \right) \right]^{1/2}$$

$$C_{so} = \frac{k_s \epsilon_0}{L_D} \rightarrow \text{Flat-band capacitance}$$

(A) Accumulation regime:

$$\left. \begin{aligned} \phi_s < 0 \rightarrow f(\phi_s) \propto \exp(-\phi_s/2V_T) \\ dQ_N = 0, \quad dQ_B = 0 \end{aligned} \right\} \rightarrow C_{tot} \approx C_{ox}$$

The total gate capacitance is approximately equal to the oxide capacitance.

**(B) Depletion regime:**

➔ In depletion regime, the inversion charge is negligible when compared to the depletion charge. Hence:

$$0 < \varphi_s < 2\varphi_F \rightarrow \left. \begin{array}{l} f(\varphi_s) \propto \sqrt{\varphi_s / V_T} \\ dQ_N = 0, \quad dQ_P = 0 \end{array} \right\} \rightarrow C_s = \frac{C_{so}}{\sqrt{2\varphi_s / V_T}} = \sqrt{\frac{k_s \varepsilon_0 q N_A}{2\varphi_s}}$$

➔ The total capacitance is, thus, given by:

$$C_{tot} = \frac{C_{ox}}{1 + \frac{C_{ox}}{C_s}} = \frac{C_{ox}}{1 + \frac{C_{ox}}{C_{depl}}} = \frac{k_{ox} \varepsilon_0}{d_{ox} + k_{ox} \varepsilon_0 \sqrt{\frac{2\varphi_s}{k_s \varepsilon_0 q N_A}}}$$


➔ Important remarks:

- ➔ If N_A increases, then C_{tot} increases.
- ➔ If d_{ox} increases, C_{tot} decreases.




(C) Inversion regime:

- Most of the charge induced at the SC-oxide interface comes from the electron-hole pair generation (via recombination-generation centers).
↑
- The build-up of minority carriers proceeds at a rate limited by the process of generation of electron-hole pairs.
↑
- Hence, depending upon the frequency of the applied signal and the sweep-rate of the gate voltage, one can measure:
↑
 - low-frequency (LF) *CV*-curves
 - high-frequency (HF) *CV*-curves
 - deep-depletion (DD) *CV*-curves






Graphical illustration of the three different cases:





- AC-frequency low and sweep-rate low to allow for the generation of the inversion layer electrons and their response to the applied AC signal.



- Inversion layer and total gate capacitance:


$$\left. \begin{array}{l} \varphi_s > 2\varphi_F \rightarrow f(\varphi_s) \propto \exp(\varphi_s / 2V_T) \\ dQ_P = 0 \end{array} \right\} \rightarrow C_s \approx C_{inv} \approx C_{so} \sqrt{\frac{n_{po}}{2p_{po}}} e^{\varphi_s / 2V_T}$$

$$C_{tot} = \frac{C_{ox}}{1 + C_{ox}/C_s} = \frac{C_{ox}}{1 + C_{ox}/C_{inv}} \approx C_{ox}$$

The total gate capacitance is approximately equal to the oxide capacitance.



- AC-frequency high, which prevents the response of the minority carriers. The sweep-rate is low, thus allowing for the generation of the inversion layer electrons.




- Depletion layer and total gate capacitance:

$$\left. \begin{aligned} \varphi_s \approx 2\varphi_F \rightarrow f(\varphi_s) = \sqrt{2\varphi_F / V_T} \\ dQ_N = 0, \quad dQ_P = 0 \end{aligned} \right\} \rightarrow C_s \approx C_{depl} \approx \sqrt{\frac{k_s \epsilon_0 q N_A}{2(2\varphi_F)}}$$

$$C_{tot} = \frac{C_{ox}}{1 + C_{ox}/C_{depl}} = \frac{C_{ox}}{1 + C_{ox} \sqrt{\frac{2(2\varphi_F)}{k_s \epsilon_0 q N_A}}} \approx const$$



- AC-frequency high, which prevents the response of the minority carriers. The sweep-rate is also high, thus preventing the generation of the inversion layer electrons.



- Depletion layer and total gate capacitance:

$$\left. \begin{array}{l} f(\varphi_s) = \sqrt{\varphi_s / V_T} \\ dQ_N = 0, \quad dQ_P = 0 \end{array} \right\} \rightarrow C_s \approx C_{depl} \approx \sqrt{\frac{k_s \epsilon_0 q N_A}{2\varphi_s}}$$

$$C_{tot} = \frac{C_{ox}}{1 + \frac{C_{ox}}{C_{depl}}} = \frac{C_{ox}}{1 + C_{ox} \sqrt{\frac{2\varphi_s}{k_s \epsilon_0 q N_A}}}$$



- The SCR generation current density equals to:

$$J_{SCR} = qn_iW / \tau_g$$

- While J_{SCR} flows in the semiconductor, the current flowing through the oxide is:

$$J_D = C_{ox}dV / dt$$

- For the inversion charge to be able to respond, we must have that the SCR current must be able to supply the required displacement current, *i.e.*

$$C_{ox}dV / dt \leq qn_iW / \tau_g \rightarrow dV / dt \leq \frac{qn_iW}{C_{ox}\tau_g}$$

Example: $d_{ox}=100$ nm, $W=1$ μ m, $C_{ox}=3.45 \times 10^{-8}$ F/cm² :

$\tau_g=10$ μ s, $dV/dt \leq 0.65$ V/s, $f_{eff}=45$ Hz (not a severe constraint)

$\tau_g=1$ ms, $dV/dt \leq 6.5$ mV/s, $f_{eff}=0.4$ Hz (severe constraint)





- Capable of modeling MOS capacitors and Dual-Gate structures
- SCHRED is able to calculate separately the inversion layer capacitance C_{inv} and the depletion layer capacitance C_{depl}
- SCHRED also gives as an output the LF gate capacitance
- With simple post-processing, one can also calculate the HF capacitance, using:

$$C_{tot} = \frac{C_{ox}}{1 + \frac{C_{ox}}{C_s}} = \frac{C_{ox}}{1 + \frac{C_{ox}}{C_{depl}}}$$



- Comparison of the simulation results obtained by using SCHRED and the analytical model results. The MOS capacitors have $N_A=10^{16} \text{ cm}^{-3}$ ($N_A=10^{18} \text{ cm}^{-3}$) and $d_{ox}=4 \text{ nm}$.

Low-frequency CV-curves






There are several factors that lead to deviation of the measured *CV*-curves from what the ideal model predictions are:

- Work-function difference
- Oxide charges (interface-trap, fixed-oxide, oxide-trap and mobile oxide charges)
- Depletion of the poly-silicon gates
- Quantum-mechanical space-quantization effects




A. Workfunction Difference

Ideal MOS capacitor with a p-type semiconductor



$$\Phi_M = \chi_{sc} + \frac{E_g}{2} + q\Phi_F$$

Real MOS capacitor with a p-type semiconductor





- The flat-band voltage V_{FB} equals the required gate voltage to achieve flat-band conditions.
- The workfunction difference modifies the relationship between the surface potential and the applied bias. This gives rise to threshold voltage shift between the ideal and real CV -curves:


$$\Delta V_G = V_G - V_G' = \frac{1}{q} \Phi_{MS} = \frac{1}{q} (\Phi_M - \Phi_{SC})$$

Voltage applied to **real**
MOS capacitor

Voltage applied to **ideal**
MOS capacitor



- Influence on the *LF CV*-curves:



- Same effect is also observed on the *HF* and the *DD CV*-curves.




- The charges that exist in a realistic MOS structure can be classified into four different categories:

(1) Mobile ionic charges





(2) Oxide-trapped charges

(3) Fixed oxide charges

(4) Interface-trap charges





-  Mobile oxide charges: Due to ionic impurities such as Na, K, etc.
-  Oxide-trapped charge: May be positive or negative and is due to holes or electrons trapped in the bulk of the oxide.
-  Fixed oxide charges: Due to structural defects (ionized silicon) in the oxide layer.
-  Interface-trapped charges: Positive or negative charges due to:
 - structural, oxidation induced defects
 - metal impurities
 - other defects due to bond-breaking processes

Unlike other oxide charges, interface-trapped charge is in **electrical communication** with the underlying silicon and can be charged and discharged.



• The expression for the voltage drop across the oxide layer V_{ox} in the presence of a non-zero charge distribution $\rho(x)$ is found from the solution of the 1D Poisson equation, using the boundary conditions: $\varphi_{ox}(0)=0$ and $\varphi_{ox}(d_{ox})=V_{ox}$.

• The final result of this calculation is given below:

$$V_{ox} = d_{ox} F_{ox}(d_{ox}) - \gamma \frac{Q_{ox}}{C_{ox}}, \quad \gamma = \frac{1}{d_{ox}} \frac{\int_0^{d_{ox}} x \rho_{ox}(x) dx}{\int_0^{d_{ox}} \rho_{ox}(x) dx}$$

• Special cases:

- 1 uniform charge distribution: $\gamma=1/2$
- 2 Charges at the SC/oxide interface: $\gamma=1$
- 3 Charges at the metal/oxide interface: $\gamma=0$



- The threshold voltage shift due to workfunction difference and charges in the oxide is given by:

$$\Delta V_G = V_G - V_G' = -\gamma \frac{Q_{ox}}{C_{ox}} + \frac{1}{q} \Phi_{MS} = V_{FB}$$

Oxide charges

Work function difference

Flat-band voltage

Voltage applied to real MOS capacitor with oxide charges


Voltage applied to ideal MOS capacitor

- Important note: All the charges (mobile ion charges, fixed oxide charges, oxide trapped charges) **except** the interface-trap charges lead to rigid shift of the CV curve.



- More information on interface-trapped charges:
 - Most of the interface-trapped charges can be neutralized by low-temperature hydrogen annealing.
 - The interface trap density is given by:

$$D_{it} = \frac{1}{q} \frac{dQ_{it}}{dE} \left(\frac{\text{\# of charges}}{cm^2 eV} \right)$$




- Interface trap charges can be:
 - acceptor-like (above the intrinsic level)
 - donor-like (below the intrinsic level)




- Use simplified model that all of the states below the Fermi level are full and all of the states above the Fermi level are empty.

Depletion:



The excess negative charges lead to positive shift.



Accumulation:



The excess positive charges lead to negative shift.



- Modification of the *HF-CV* curve due to interface-trapped charges.





Contribution from the charging and discharging of the interface traps.





C. Depletion of the Poly-Silicon Gates

In real MOS capacitors, the gate is usually made of **heavily-doped poly-silicon**. Even though the doping of the poly-silicon gate is large, there is always some finite depletion region, which gives rise to poly-gate capacitance C_{poly} that degrades C_{tot} .







- Simulation results obtained with SCHRED. They clearly show the role of poly-gate depletion on C_{tot} .



Important remark:

- The poly-gate depletion introduces gate-voltage dependence on the total gate capacitance in strong inversion conditions for MOS capacitors on p -type substrates.



• 1D Poisson equation:

$$\frac{\partial}{\partial z} \left[\frac{1}{\epsilon(z)} \frac{\partial \phi}{\partial z} \right] = -e \left[N_D^+(z) - N_A^-(z) + p(z) - n(z) \right]$$

• 1D Schrödinger equation:

$$\left[-\frac{\hbar^2}{2} \frac{\partial}{\partial z} \left(\frac{1}{m_{\perp}^i(z)} \frac{\partial}{\partial z} \right) + V(z) \right] \psi_{ij}(z) = E_{ij} \psi_{ij}(z)$$

• Electron density:

$$n(z) = \sum_{i,j} N_{ij} \psi_{ij}^2(z)$$

$$N_{ij} = \frac{m_{\parallel}^i k_B T}{\pi \hbar^2} \ln \left[1 + \exp \left(\frac{E_F - E_{ij}}{k_B T} \right) \right]$$

Δ_2 -band :


$$m_{\perp} = m_l = 0.916 m_0, \quad m_{\parallel} = m_t = 0.196 m_0$$

Δ_4 -band:


$$m_{\perp} = m_t = 0.196 m_0, \quad m_{\parallel} = (m_l m_t)^{1/2}$$



- Simulation results obtained with SCHRED. They clearly show the role of both poly-gate depletion and quantum-mechanical space-quantization effect.




- The classical charge density peaks right at the SC/oxide interface.
- The quantum-mechanically calculated charge density peaks at a finite distance from the SC/oxide interface, which leads to larger average displacement of electrons from that interface.



- C_{inv} reduces C_{tot} by about 10%
- $C_{\text{poly}} + C_{\text{inv}}$ reduce C_{tot} by about 20%
- With poly-depletion C_{tot} has pronounced gate-voltage dependence



- More simulation results on the degradation of the total gate capacitance C_{tot} (low-frequency CV-curve) in strong inversion conditions.



**Degradation of the Total Gate Capacitance C_{tot}
for Different Device Technologies**